

FEATURES

General

- 150 850 Mbits/sec data rate operation
- Extended Class 4 Partial Response with Viterbi detection (EPRML) system or
- Generalized Class 4 Partial Response with Viterbi detection (GPRML) system
- Rate 32/34 and 96/102 Trellis Constraint code with Post-Processor
- Robust frame synchronization
- Support for dual sync byte mode
- Code violation flag
- Programmable write precompensation
- Thermal asperity detection and compensation for MR heads
- Adaptive compensation for MR head amplitude asymmetry
- 8-bit NRZ interface
- 3-wire serial port for parameter and mode control
- $3.3V (\pm 5\%)$ power supply
- Externally supplied 1.8V or internally regulated 1.8V with external power transistor
- Power management
- Less than 25 mW dissipation during power down mode
- 0.18 µm process

Equalization

• 7-th order equiripple continuous-time filter with programmable cut-off frequency, boost, and asymmetry of zeros. On-chip functions to assist in the selection of the filter parameters for equalization to GPR and EPR4 target pulse response.

- Adaptive boost control for equalizing amplitude distortion.
- Adaptive 8-tap digital FIR for equalizing phase and amplitude

Automatic Gain Control

- Decision-directed digital acquisition and tracking loops.
- Fixed gain mode with programmable gain range of 0.25 to 4.0 using 8-bit DAC. Steps are equally spaced in 0.1 dB/lsb.
- Programmable 0 or 4 dB gain switch under register control.
- Programmable Viterbi gain with values from 1-6/32 to 1+6/32 in 1/32 steps.

Timing Recovery

- Decision-directed digital timing recovery for both acquisition and tracking modes.
- Automatic zero phase startup for rapid acquisition.

ML Detector

- 16-state Viterbi detector for GPR and EPR4 target response.
- Marginalized data available for use in margin-type (stress) testing.



Data Separator

• Robust frame synchronization. Programmable time-out and programmable error tolerance on sync byte detect.

- Single byte sync indicator.
- 150 to 850 Mbit/sec operation.

Frequency Synthesizer

- Independent "divide-by" registers for reference frequency.
- 10 to 60 MHz reference clock.
- Better than 3-to-1 range with <1% resolution.

Write Mode

- Preamble is written immediately after activation of Write Gate (WG) (active high).
- CIA write mode: writes the preamble, sync byte, and PRBS pattern.
- Immediate direct write mode: bypass preamble, sync byte, encoder and precoder.
- Programmable precompensation of up to 35% of the write bit interval in approximately
- 0.56% steps to compensate for transition-shift distortion.
- Squelch VGA input during write mode (AGC is held).

Read Mode

- CIA read mode: bypass decoder and precoder.
- Pipelined read feature.
- Adaptive compensation of MR head amplitude asymmetry.
- Adaptive compensation of DC offset in ADC.
- Thermal asperity detection/correction.
- On-chip programmable noise generator to accelerate bit error rate tests.

Channel Integration Assist (CIA)

• Sum-of-squared error output register for measuring signal quality and selecting equalizer parameter settings. Register is reset after each fetch.

- Enhanced defect scan with provision for defining separate positive and negative amplitude qualification thresholds. Programmable defect width counter.
- Frequency indicator for VCO center frequency calibration.
- On chip BER capability.

Servo

• Asynchronous Digital Servo